Abstract-The design of the serpentine guard trace (SGT) in the literal is to add two terminally matching resistances on the serpentine guard trace. Although this approach can get more layout space and suppress far-end crosstalk, it neglects the interference of near-end crosstalk. Therefore, we propose an approach, namely "vias of serpentine guard trace (VSGT)", which the grounded-vias are added on the guard trace by a proper location and the ratio between the length of the horizontal and vertical on the guard trace can be adjusted in a better state such that the near-end crosstalk (NEXT) and far-end crosstalk (FEXT) coefficient will be minimum and get the better performance. Hence, our proposed approach can simultaneously suppress NEXT and FEXT. Verified in the frequency-domain simulation results, our approach, VSGT, can improve not only NEXT by 3.7 and 0.83 dB but also FEXT by 5.11 and 0.1 dB compared to the threewidth rule and SGT, respectively. Moreover, verified in the time-domain, VSGT can reduce not only NEXT by 34.67 and 27.5% but also FEXT by 46.78 and 6.91% than that of the three-width rule and SGT, respectively.
INTRODUCTION
As modern technology progress, the design of digital devices and chip packages tends toward highspeed, high-density, and low-voltage operation. This makes the interconnection of multiple traces within a printed circuit board (PCB) and among chips much difficult [1] . Since high-speed operations will cause more noise of the side effect, poor designs of interconnection traces and the coupling effect of multiple traces affect signal integrity (SI) [1, 2] . SI is a critical factor in the design of a high-speed PCB [2] . Crosstalk is one noise source in PCBs and is of particular concern in high-density and high-speed circuits, is one major source of noise to interfere with SI. Moreover, since crosstalk occurs due to the coupling effects of the mutual capacitance and inductance of two adjacent traces when transient signals in one transfer energy to the other, then, this can disrupt normal signal operations [1, 2] . Nowadays, attention has increasingly focused on the SI design and layout within and PCBs [3] .
One popular design method for reducing the crosstalk is called the three-width rule (3W) [3] . The other one is to add one extra "serpentine guard trace [SGT]" [4] between two parallel traces that the active trace to which the signal is applied is called the aggressor and the passive trace to which no signal is applied is called the victim. Lee et al. first proposed the SGT approach to reduce the peak FEXT of parallel traces on printed circuit boards (PCB) [4] . The two terminally matching resistances of the SGT structure can get the impendence match of the trace. Moreover, SGT can get the advantage of layout space. In the SGT design, since SGT with the vertical parts can increase the mutual capacitance without changing the mutual inductance between the aggressor and victim, this can lower the amount of inducted energy from the aggressor and then reduce FEXT [4] . Although the SGT approach can get the above 2 advantages, this SGT method neglects the interference of near-end crosstalk. Therefore, extended this study, we propose an approach, namely "vias of serpentine guard trace [VSGT]", whose grounded-vias are added on the guard trace by a proper location and the scale between horizontal and vertical length of the guard trace can be adjusted in a better state such that the near-end crosstalk [NEXT] and far-end crosstalk coefficient will be minimum and get the better performance. Hence, our proposed design can simultaneously suppress NEXT and FEXT. 
CROSSTALK
Crosstalk occurs due to the coupling effects caused by the mutual capacitance (C m ) and mutual inductance (L m ) of the victim and aggressor, driven by the transient signals in the aggressor. The equivalent model of the two parallel traces is shown in Fig. 1(a) , and the typical crosstalk signature of the victim without a guard trace is shown in Fig. 1 (b) [2] . The end of the victim closest to the driver (receiver) of the aggressor is called the near (far) end. When the rise and fall times of the aggressor's transient logic states change continually, the signal operation of the victim will be destroyed, since the coupling effect of C m and L m transfer energy from the aggressor [1] . Since modern high-density circuits have high C m and L m , crosstalk noise is a major cause of concern in system design. During the two parallel traces as shown in Fig. 1 (a), FEXT and NEXT are the voltage induced at the receiving and driving end of the victim, respectively. The FEXT and NEXT waveform in the lossless case can be represented by (1) and (2), respectively [1] . The coefficients of NEXT and FEXT dominate the crosstalk energy of the victim. Let K N E and K F E be the coefficient of NXET and FEXT as shown in (1) and (2) [5], respectively. Lower coefficient can get lower coupling crosstalk noise of the victim from the aggressor. Let L S (L m ) and C S (C m ) be the self-(mutual-) induction and self-(mutual-) capacitance as shown in Fig. 1(a) , respectively.
Hence, how to get lower K N E and K F E is our major subject. K N E is the summation of the capacitive coupling
is more than C m /C s in the parallel traces with one side exposed to air, K F E has the negative pulse at the rising edge as shown in Fig. 1(b) .
THE STRUCTURE OF SERPENTINE GUARD TRACE
One pair of coupled parallel traces without guard trace called 3W as shown in Fig. 2(a) [3] , its structure is just placed on FR4 PCB and its layout parameters are as follows. The dielectric thickness, width of each trace, thickness of copper, the spacing between the aggressor and victim, the length of the parallel traces, are 7, 12, 1.4, 36, and 4000 mil, respectively. Fig. 2(b) of the SGT structure [4] and Fig. 2(c) of the VSGT structure show one pair of the parallel traces with a serpentine guard trace added between the aggressor and victim, respectively. For the fair comparison, all of the above layout parameters are the same among these three approaches. Fig. 2(b) shows the structure and layout parameters of the SGT approach, in which the serpentine combination of a horizontal section with a vertical section is always repeated along the parallel traces. The horizontal parts along the parallel traces are located close to the aggressor and the victim. A vertical part connects two horizontal parts close to the aggressor and victim. Since the direction of the current flow in the vertical part is perpendicular to that of the aggressor, there is no magnetic coupling between the aggressor and vertical part of the serpentine guard. Thus, the vertical part of the serpentine guard increases the mutual capacitance without much increasing the mutual inductance between the aggressor and guard trace [4] . Hence, due to the symmetry layout, the mutual capacitance between the aggressor and guard trace is increased. So does the mutual capacitance between the guard trace and victim. Finally, the mutual capacitance is indeed increased between the aggressor and victim. Although we extend this study for increasing the mutual capacitance of SGT, our approach VSGT modified the structure of SGT as follows. For getting a better layout and test reasons, the first and last vertical parts are located at the starting and ending perpendicular to the aggressor and victim as shown in Fig. 3(a) . Moreover, some grounded-vias are added on the guard trace by a proper location and the scale between horizontal and vertical length of the guard trace can be adjusted in a better state such that the coefficients of NEXT and FEXT can be minimum and get the better performance. Beside them, other layout parameters of VSGT are the same as that of SGT. The topology of VSGT with the mutual capacitance effect is shown in Fig. 3(b) and its equivalent circuit of VSGT is shown in Fig. 3(c) .
To prove that the serpentine guard increases the mutual capacitance between the aggressor and victim, a lengthwise unit section of serpentine guard, the notations of the self-and mutual capacitance between the aggressor and victim are shown in Figs. 3(b) and 3(c) . There is the mutual effect between one pair trace under the high-speed signal. Let C 1 , C 2 , C 3 , and C via , be the self-capacitance of the aggressor, the serpentine guard trace, victim, and middle part of self-capacitance of the serpentine guard trace, respectively. Also, let C 12 , C 23 , and C 13 be the mutual-capacitance between the aggressor and guard trace, the guard trace and victim, and victim and aggressor, respectively. Moreover, there are three effects, C pw , C pn , and C mv , of C 12 and C 23 . That is, C 12 = C 23 = (C pw + C pn + C mv ) [4] .
Design the scale among the vertical part, horizontal part, and total length of the guard trace. Since the vertical parts of the serpentine guard increase the mutual capacitance without much changing the mutual inductance between the aggressor and victim, this causes more K N E and less K F E . The layout parameters of the VSGT structure are as follows and shown in Fig. 3(a) . The length of aggressor and victim are 4000 mil, the width of each microstrip line is 6 mil, x is 120 mil, y is 12 mil, v is 24 mil, w is 6 mil, N is the amount of the segments, the thickness of copper is 7 mil, ε r be 4.664, tan δ is 0.035, the width of each microstrip line is 6 mil, the diameter of one via is 9 mil. In our simulation result, let horizontal segments be form 120 to 128 mil and the length of VSGT be 2000 to 4000 mil. Using the tool [6] to simulate the three approaches, the results are shown in Table 1 . Compared with the other two approaches, the mutual capacitance (inductance) C m (L m ) between the aggressor and victim of VSGT is less than around 17.7% (42.72%) and 43.6% (42.72%) of 3W and SGT, respectively. Hence, since VSGT can effectively reduce C m and L m , these 2 coupling effects can simultaneously dominate the coefficient of K N E and K F E . Moreover, in our results, K N E (K F E ) of VGST is less than around 37.8% (45.6%) and 41.6% (40.2%) of 3W and SGT, respectively. Hence, VSGT can indeed reduce K N E and K F E .
SIMULATION RESULTS AND DISCUSSION
Let NEXT 3-W (FEXT 3-)W, NEXT SGT (FEXT SGT ), and NEXT VSGT (FEXT VSGT ) be to represent one simulation result of NEXT (FEXT) of 3-W ruler, SGT, and VSGT, respectively. All parameters of our design structure are shown in Fig. 2 . The simulation tool is shown in [7] . The comparison, which one curve is to represent its corresponding result, of simulation results among the NEXT and FEXT of 3-W [3] , SGT [4] , and VSGT is shown in Figs. 4(a) and 4(b) , respectively. The examples of the frequency-domain within 6 GHz range and time-domain with one full cycle time are shown in Figs. 4(a) and 4(b) , respectively.
CONCLUSIONS
Verified in the frequency-domain simulation results, our approach of the vias of serpentine guard trace can improve not only the near-end crosstalk by 3.7 and 0.83 dB but also the far-end crosstalk by 5.11 and 0.1 dB compared to the three-width rule and the serpentine guard trace, respectively. Moreover, verified in the time-domain, the vias of serpentine guard trace can reduce not only the near-end crosstalk by 34.67 and 27.5% but also the far-end crosstalk by 46.78 and 6.91% than that of the three-width rule and the serpentine guard trace, respectively. All of them indicate that our design in the best performance among these three approaches. Hence, our method can be indeed employed to those products of the high-speed printed circuit board applications to suppress the crosstalk and then increase their reliability.
